skip to content
The Weighted Average

Wire

XCENA puts 2TB beside 3,072 RISC-V cores

XCENA and Samsung’s MX1 prototype puts up to 2TB of DDR5 and 3,072 in-order RISC-V cores on one CXL memory-expansion card. Chips and Cheese’s Hot Chips 2026 teardown reports 128GB/s of host bandwidth and 90W board power, making near-memory compute a way to keep memory-heavy workloads off the host link rather than a GPU replacement. Operators tracking the AI memory shortage and new memory thresholds should file it as a capacity play: useful when model state is the bottleneck, not when dense math is.